

## **SEMICONDUCTOR MANUFACTURING AND ADVANCED RESEARCH WITH TWINS USA INSTITUTE**

# **New CHIPS R&D Initiative – Semiconductor Manufacturing and Advanced Research with Twins**



Victor Zhirnov)  
Chief Scientist  
[Victor.Zhirnov@src.org](mailto:Victor.Zhirnov@src.org)

The 19th U.S.-Korea Forum on Nanotechnology, Kintex, Gyeonggi-do, , July 3 & 4, 2025



# Outline

- State of microelectronics in 2025-2030
- Semiconductor manufacturing x.0
- SMART USA Institute



**SMART USA  
INSTITUTE**

# SRC's Plan for the Decade

## The What



2021

2030 Decadal Plan for Semiconductors


## The How



2023

Microelectronics & Advanced Packaging Technologies (MAPT) Roadmap

## Implementation



2025- 2030

Operation of SMART USA Manufacturing USA Institute

# State of microelectronics in 2025-2030

Needs: Decadal Plan for Semiconductor

Drivers: MAPT Roadmap

- Artificial Intelligence **Key Driver**
- Automotive,
- HPC, mobile, communication, biomedical, & security







## CoPilot generated image

- Prompt: *draw sustainability picture with PFAS, renewable power, green house gases, compute energy efficiency as main themes*
- Content credentials - **Generated with AI**
- **1.35kWH** used to generate this picture ~ **18s**

$$\sim \frac{5 \cdot 10^6 J}{18s} \sim \frac{300,000W}{100W / chip} = 3000 \text{ chips}$$


Takeaway message: This is a LOT of energy!

# Big Energy

Takeaway message:  
Energy is a big and rapidly growing problem for ICT


Investment Strategy AC members

## New energy-efficient compute architectures needed



Somewhere beyond 2040:  
The needs of general-purpose computing outstrip the world's projected power generation

SRC Decadal Plan for Semiconductors <https://www.ssrc.org/about/decadal-plan/>



July 10, 2024

September 23, 2024




Big EnergyChief Sustainability Officer (CSO) Panel Discussion – Bracing for the Evolving Global Risk for the Semiconductor Ecosystem

CTO of Applied Materials Om Nalamasu presents his keynote at the 18<sup>th</sup> U. S. – Korea Forum on Nanotechnology




# Sam Altman's AI Position to USG - “Infrastructure Is Destiny”

- At a White House meeting in Sept 2024, Altman made a plea for AI: **we need more energy—fast**
- EPRI - “data centers by 2030 will use as much as **9.1%** of all electricity generated in the US, compared with **4%** today.”
- Goldman Sachs - “47GW of incremental power generation capacity will be required to support US data center demand growth through 2030.”
- Such a capital investment would be **~\$50 Billion**.
- The **Stargate Project**, incorporated in Delaware as Stargate LLC, plans on investing up to **US \$500 billion** in AI infrastructure in the United States by 2029



# What is AI (now)?


AI=GPU+DRAM+Interconnect+Energy





# ICT Energy (computation)

Source: Decadal Plan




## Takeaway messages:


- 1) A validation of the 2021 model 😊
- 2) The model is correct 😞
- 3) Transition to 3D seems to ease the energy problem 😊

# DRAM is used to support computation

Assumption




1 FLOPS  $\approx$  3 IPS





## DRAM energetics

	AMD Radeon R9 290X	NVIDIA GeForce GTX 980 Ti	AMD Radeon R9 Fury X	Samsung's 4- Stack HBM2 based on 8 Gb DRAMs	Theoretical GDDR5X 256- bit sub- system
Total Capacity	4 GB	6 GB	4 GB	16 GB	8 GB
Bandwidth Per Pin	5 Gb/s	7 Gb/s	1 Gb/s	2 Gb/s	10 Gb/s
Number of Chips/Stacks	16	12	4	4	8
Bandwidth Per Chip/Stack	20 GB/s	28 GB/s	128 GB/s	256 GB/s	40 GB/s
Effective Bus Width	512-bit	384-bit	4096-bit	4096-bit	256-bit
Total Bandwidth	320 GB/s	336 GB/s	512 GB/s	1 TB/s	320 GB/s
Estimated DRAM Power Consumption	30W <b><math>1.2 \times 10^{-11}</math> J</b>	31.5W <b><math>1.2 \times 10^{-11}</math> J</b>	14.6W <b><math>3.6 \times 10^{-12}</math> J</b>	n/a	20W <b><math>7.8 \times 10^{-12}</math> J</b>



# What is AI (soon)?



AI=GPU+HBM+TSV+**Heat**+3DPackage +3DNAND



**SMART USA  
INSTITUTE**

# Data Storage in the AI Era

- With the growing value of data in the AI ecosystem, flash data storage (**3D NAND**) is emerging as an invaluable asset
  - Speed+scalability






# What is AI (future)?

Advancing AI with photonic system integration


AI=GPU+HBM+CPO Heat +3DPackage  
*co-packaged optics*



Source: Celestial AI

>1000 GB/s  
<10<sup>12</sup> J/bit  
1000 chiplets


Photonic  
Interconnect, I/Os



SMART USA  
INSTITUTE



# 3D Challenges

## 3D Logic




Lam Research

## 3D DRAM




## 3D NAND



[www.businesskorea.co.kr/news/articleVie](http://www.businesskorea.co.kr/news/articleVie)

## Advanced Packaging




Siemens EDA


- 3D at device, die and package
- Nano-scale with coverage and throughput
- Dimensional, compositional and property measurements

# What are Challenges for AI?

AI=GPU+HBM+TSV+3D Package +Heat+3DNAND




3D NAND



Scaling effects on the microstructure and  
thermomechanical response of through silicon vias (TSVs)

Shuhang Lyu, Thomas Beechem, and Tiwei Wei



## Result from recent SRC research

### Needed:

interconnect density  $>10^6/\text{mm}^2 \Rightarrow \text{TSV dia. } <1\mu\text{m}$

### Problem: Heat

e.g. thermomechanical stress


### Metrology:

- Raman spectroscopy
- Electron Backscatter Diffraction




# What are Challenges for AI?

AI=GPU+HBM+TSV+3D Package + **Heat** + 3DNAND



3D NAND





# Detection of defective chips from nanostructures with a high-aspect ratio using hyperspectral imaging and deep learning

Sunhong Jun,<sup>a,\*</sup> Wonjun Choi,<sup>b</sup> Yong-Ju Jeon,<sup>b</sup> Jeongsu Ha,<sup>b</sup> Kyuhwan Kim,<sup>b</sup>  
Sungyoon Ryu,<sup>a</sup> Myungjun Lee<sup>id</sup>,<sup>b</sup> Yongdeok Jeong,<sup>a</sup> and Younghoon Sohn<sup>a,\*</sup>


<sup>a</sup>Samsung Electronics Co., Ltd., Metrology and Inspection Technology Team, Hwaseong-Si, Republic of Korea

<sup>b</sup>Samsung Electronics Co., Ltd., Advanced Process Development Team 4, Hwaseong-Si, Republic of Korea

## Imaging spectroscopic reflectometry (ISR)=Hyperspectral Imaging + Deep Learning



# Fab Metrology Challenge




Alok Vaid (GF) FCMN 2019

- 50+% of fab process steps involve metrology
- Capex growing rapidly → 20+% of fab cost
- CD metrology/film thickness/defect inspection toolsets Off-line yield/product debug equipment is also required
- Emerging new materials/devices are driving needs for new capabilities

# A Call for Digital Twin Infrastructure

- Supports virtual metrology in semiconductor manufacturing






# Human-machine collaboration for improving semiconductor process development


Nature | Vol 616 | 27 April 2023

Keren J. Kanarik<sup>1</sup>, Wojciech T. Osowiecki<sup>1</sup>, Yu (Joe) Lu<sup>1</sup>, Dipongkar Talukder<sup>1</sup>, Niklas Roschewsky<sup>1</sup>, Sae Na Park<sup>1</sup>, Mattan Kamon<sup>1</sup>, David M. Fried<sup>1</sup> & Richard A. Gottscho<sup>1</sup>✉



**50% cost reduction!**

# A Digital Twin is More Than Just Simulation and Modeling





Thomas Edison

## Master of rapid innovation development

### Materials discovery:

Edison did use hunt and try extensively. He tested about 6,000 filament materials for the light bulb




Data driven: *"When I want to discover something, I begin by reading up everything that has been done along that line in the past... I gather **data** of many thousands of experiments as a starting point, and then I make thousands more."*

Application Space Exploration: Edison invented by repeatedly trying devices in more complex environments to progressively approximate their final use conditions.





# SMART USA CHIPS Manufacturing Institute



A historic moment!

Operated by SRC, SMART USA builds upon SRC's history of impact.

Drives a **smart digital twin backbone** and manufacturing R&D, EWD for both chips and packaging.

The 18<sup>th</sup> Manufacturing USA Institute.

A key pillar of CHIPS Act - R&D.

Combined total investment \$1B/5-years with \$285M in federal funding.

SMART USA Award - Durham, NC Nov. 19<sup>th</sup>, 2024





# Digital/Physical Twin components of SMART proposal


- SMART = Semiconductor Manufacturing and Advanced Research with Twins
  - Digital Twin is a tool to accelerate both R & D and production
  - The Digital Twin component of the proposal can be:
    - Creating Digital Twins, grounded on physical
    - Using Digital Twins (interfaced with physical)

# SMART USA Objectives

**SMART USA** will convene stakeholders from across the semiconductor design, manufacturing, advanced packaging, assembly, and test sectors.

Within five years, we will:

- Collaboratively address shared challenges relevant to digital twins
- Reduce U.S. chip development and manufacturing costs by  $>40\%$
- Reduce manufacturing development cycle times by  $\geq 35\%$
- Train and educate  $>110,000$  people



# Digital Twin Institute Approach

A physical facility and digital framework, integrated with industry-led research projects

## 1 Establish a shared physical facility

Expected activities:

- Baseline facility testbed
- Digital emulation hardware
- Core technical & operations staff



## 2 Competitively fund industry-led technical and workforce development projects

Deliver technical solutions, de-risk new tools, and conduct data analysis

Develop and test education & workforce development tools enabled by digital twins




## 3 Digital framework for interoperable data and models



## 4 Create a shared marketplace of digital twin models

# Elements of SMART USA



**SMART USA  
INSTITUTE**



# Conclusions

- “Overnight,” packaging and heterogeneous integration has become “cool again” as a recognized competitive advantage.
- Metrology is key enabling capability for meeting current and future semiconductor technology and manufacturing requirements
- We need to develop precise, accurate, fast 3D tools, simulations, and design techniques that operate at the “mesoscale.” **Infuse ML/AI.**
- Cooperation, alignment and investment in fundamentals, nurturing lab to fab and overall ecosystem infrastructure are necessary → need to align academic, government and industry needs and capabilities
- The Decadal Plan and MAPT Roadmap are the guides to help enable this

**We must lead in BOTH technology and workforce development to emerge as true frontrunners**



**SMART USA  
INSTITUTE**